Block diagram modeling

ABSTRACT

A modeling process includes providing blocks, each of the blocks representing functional entities that operate on input signal values, output signal values from the blocks, grouping the output signal values as an ordered set in a multiplexer as a first composite signal and outputting the first composite signal.

TECHNICAL FIELD

[0001] This invention relates to block diagram modeling.

BACKGROUND

[0002] Dynamic real-world systems such as electrical circuits, shock absorbers, braking systems, and many other electrical, mechanical and thermodynamic systems may be modeled, simulated and analyzed on a computer system using block diagram modeling. Block diagram modeling graphically depicts time-dependent mathematical relationships among a system's inputs, states and outputs, typically for display on a graphical user interface (GUI). Block diagram modeling may also be used to simulate the behavior of a system for a specified time span.

SUMMARY

[0003] According to one aspect of the invention, a modeling process includes providing a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values, generating a plurality of output signal values from the plurality of blocks, grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal and outputting the first composite signal.

[0004] One or more of the following features may also be included. Each of the blocks includes at least one input signal port and at least one output signal port. The input signal values and the output signal values have at least one attribute. The attribute may be a name, a data type, a numeric value and/or a dimensionality. The ordered set is a linked list data structure. The linked list data structure is a tree data structure, the tree data structure including m+n nodes. M represents a number of independent signals and n represents a number of composite signals.

[0005] The process further includes decomposing the first composite signal into the plurality of output signals in a demultiplexer.

[0006] The process further includes viewing the ordered set contained in the first composite signal with a composite signal viewer.

[0007] At least one of the input signal values is a second composite signal.

[0008] According to another aspect of the invention, a block diagram modeling process includes providing a first block and a second block, the blocks representing functional entities that operate on a plurality of input signal values, generating a plurality of output signal values from the first and second block, grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal and processing the composite signal in a third block

[0009] One of more of the following features may also be included. The ordered set is a linked list data structure. At least one of the input signals is a second composite signal.

[0010] The process further includes decomposing the composite signal into the plurality of input signal values.

[0011] The process further includes viewing the composite signal in a composite signal viewer. The composite signal viewer displays the ordered set contained in the composite signal on a graphical user interface (GUI). The GUI is provided on an input/output device.

[0012] In another aspect, the invention features a computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to provide a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values, generate a plurality of output signal values from the plurality of blocks, group the plurality of output signal values as an ordered set in a multiplexer as a first composite signal and output the first composite signal.

[0013] One or more of the following features may also be included. The computer readable medium is a random access memory (RAM). The computer readable medium is read only memory (ROM). The computer readable medium is hard disk drive.

[0014] In another aspect, the invention features a processor and a memory configured to provide a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values, generate a plurality of output signal values from the plurality of blocks, group the plurality of output signal values as an ordered set in a multiplexer as a first composite signal and output the first composite signal.

[0015] One or more of the following features may also be included. The processor and the memory are incorporated into a personal computer. The processor and the memory are incorporated into a network server residing in the Internet. The processor and the memory are incorporated into a single board computer.

[0016] Embodiments of the invention may have one or more of the following advantages.

[0017] Block diagram modeling tools can be enhanced to use composite signals. Using composite signals results in an efficient graphical representation of a block diagram model.

[0018] Composite signals simplify the generation of a block diagram model and the resulting visual appearance of the block diagram model.

[0019] Composite signals simplify block diagram model navigation and signal selection. In addition, composite signals simplify block diagram model validation and integration of individual block diagram models.

[0020] Using composite signals reduces the memory requirements for graphical representation of the block diagram model and block diagram model execution. Further, using composite signals results in faster block diagram model execution, e.g., simulation and code generation.

[0021] Other features and advantages of the invention will become apparent from the following description, including the claims and drawings.

[0022] The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

[0023]FIG. 1 is a block diagram of an exemplary processing system.

[0024]FIG. 2 is a flowchart of a block diagram modeling process.

[0025]FIG. 3 is an illustration of a block diagram.

[0026]FIG. 4 is a tree structure diagram of example 1's composite signals.

[0027]FIGS. 5A and 5B are linked list data structures.

[0028]FIG. 6 is an illustration of a block diagram model of example 1.

[0029]FIG. 7 is an illustration of a block diagram model including a demultiplexer and a viewer.

[0030]FIG. 8 is an illustration of a first composite signal viewer graphical user interface (GUI).

[0031]FIG. 9 is an illustration of a second composite signal viewer GUI.

[0032] Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

[0033]FIG. 1 shows a processing system 10. The processing system 10 includes a computer 12, such as a personal computer (PC). Computer 12 is connected to a network 14, such as the Internet, that runs TCP/IP (Transmission Control Protocol/Internet Protocol) or another suitable protocol. Connections may be via Ethernet, wireless link, telephone line, and so forth.

[0034] Computer 12 contains a processor 16 and a memory 18. Memory 18 stores an operating system (“OS”) 20 such as Windows98® or Linux, a TCP/IP protocol stack 22 for communicating over network 14, and machine-executable instructions 24 executed by processor 16 to perform a block diagram modeling process 50 below. Computer 12 also includes an input/output (I/O) device 26 for display of a graphical user interface (GUI) 28 to a user 30.

[0035] Referring to FIG. 2, the block diagram modeling process 50 includes generating (52) a block diagram model of a dynamic system to be simulated and displayed on the graphical user interface (GUI) 28. The block diagram model graphically depicts the time-dependent mathematical relationships among the dynamic system's inputs, states, and outputs. The process 50 receives (54) a time span from the user 30. The process 50 incorporates (56) the time span into the block diagram model and simulates (58) the behavior of the dynamic system using the block diagram model for the specified time span.

[0036] Referring to FIG. 3, the block diagram model 70 is a graphical representation of a dynamic system. The block diagram model 70 includes a set of one or more symbols, called blocks 72, interconnected by signal lines 74 that carry signals. Blocks 72 are functional entities that operate on signal values contained in the signal lines 74. Each block 72 can have zero or more input signal lines and zero or more output signal lines. Blocks 72 can have states. A state is a variable that determines a block's output and whose current value is a function of the previous values of the block's states and/or inputs. A block that has a state stores previous values of the state to compute its current state. States are thus said to be persistent. Blocks with states are said to have memory because such blocks store previous values of their states and/or inputs in order to compute the current values of the states.

[0037] In the block diagram model 70, signals contained in the signal lines 74 are the streams of values that appear at the output ports of blocks. It is useful to think of signals as values traveling along the lines that connect the blocks in the block diagram model 70. The signal can have a wide range of attributes, such as name, data type (e.g., 8-bit, 16-bit, or 32-bit integer), numeric type (e.g., real or complex), and dimensionality (e.g., one-dimension array, two-dimension array, or multi-dimensional array).

[0038] A composite signal represents an ordered set of signals that are bundled together to form a single entity. Signals in a composite signal can have different attributes, i.e., data types, numeric types, dimensionalities, and so forth. Therefore, the composite signal is a general facility for grouping and splitting a set of heterogeneous or homogeneous signals without loss of information.

[0039] For example, we can generate a block diagram model to simulate the water level in a simple dynamic system that includes a tank and a valve. We can also generate a block diagram model to simulate the water temperature of the same dynamic system. Level and temperature are two properties of the same entity, i.e., the water in the tank. Therefore, we can generate a composite signal that includes a “water temperature” signal and a “water level” signal. Using composite signals, the graphical representation of the block diagram model corresponds closely to the structure of the dynamic system. Thus, validation and integration of individual block diagram models into large system block diagram models is greatly simplified.

[0040] A composite signal may be defined mathematically by the three-tuple (S, C, f), where

[0041] S={s₁, s₂, . . . , s_(m)} is a set of single or independent signals;

[0042] C={c₁, c₂, . . . , c_(n)} is a set of composite signals; and

[0043] f(x, y) is a Boolean (true/false) function in which x and y are composite signals.

[0044] Boolean function f(x, y) is true if signal xεC contains signal yεC, otherwise it is false.

[0045] Each composite signal c_(j) is an ordered set, i.e., array, of single signals and composite signals, respectively. That is, given a composite signal c_(j)=[c_(j1), . . . , c_(jp), . . . , c_(jk)], c_(j) includes k signals where c_(jp) is the p^(th) signal of c_(j) for 1≦p≦k. The p^(th) signal can be an independent signal c_(jp)εS or a composite signal c_(jp)εC such that c_(j)≠c_(jp) and f(c_(jp), c_(j))=false. f(c_(jp), c_(j))=false indicates that there is no circular relationship (feedback or cycle) between two signals. In addition, since a composite signal is an ordered set of signals, a signal may appear several times in a composite signal. Thus, a composite signal may contain non-unique signals.

[0046] A composite signal may be represented in memory 18 using a tree data structure and implemented by the processor 16 as, for example, a linked list. A linked list is a dynamic data structure that may be implemented, for example, using the C language “struct” construct. A linked list includes individual nodes that are “linked” to each other via a pointer. Most operations that manipulate insertion, deletion, item look ups, or even counting the number of elements in a linked list entail traversing the linked list to search for the appropriate item or place in the list. Linked list operations are pointer manipulation intensive, however the trade off with flexibility in managing memory is well worth the effort.

[0047] The tree data structure contains m+n nodes, where m and n are the number of independent and composite signals. A link between two nodes in the tree data structure indicates that the signal at the start of the link contains the signal at the end of the link. The following example illustrates an exemplary tree data structure.

EXAMPLE 1

[0048] For ease of illustration, this first example includes three single signals s₁, s₂, and s₃, and two composite signals c₁ and c₂. Thus, S={s₁, s₂, s₃} and C={c₁, c₂}. Composite signal c₁ includes two single signals s₃ and s₂, while composite signal c₂ includes four signals s₁, s₂, s₂ and c₁. Accordingly, f(c₁, c₂)=false and f(c₂, c₁)=true.

[0049] Referring to FIG. 4, a tree structure 76 is shown illustrating one representation of the two composite signals c₁ and c₂. The tree data structure 76 contains five nodes (shown as black dots), one node for each signal, i.e., s₁, s₂, s₃, c₁ and c₂. The link between two signals, represented by an arrowhead line, indicates a grouping relationship. Specifically, the four links (i.e., arrowhead lines) coming from composite signal c₂ indicate a grouping of four signals in composite signal c₂ while the two links coming from composite signal c₁ indicate a grouping of two signals in composite signal c₁. The link from composite signal c₂ to single signal s₁ indicates that composite signal c₂ contains single signal s₁. Likewise, the two links from composite signal c₂ to single signal s₂ indicate that composite signal c₂ contains two s₂ single signals. The link from composite signal c₂ to composite signal c₁ indicates the composite signal c₂ also includes composite signal c₁. Completing the example, the link from composite signal c₁ to single signal s₂ indicates that composite signal c₁ includes single signal s₂ and the link from composite signal c₁ to single signal s₃ indicates that composite signal c₁ also includes single signal s₃. The links are ordered left to right using black dots to preserve signal orders in the composite signals. Thus, the order of the black dots under composite signal c₂ indicates that its constituent signals are ordered as single signal s₁, single signal s₂, single signal s₂ and composite signal c₁. The order of black dots under composite signal c₁ indicates that its constituent signals are ordered as single signal s₃ and single signal s₂.

[0050] By way of further example, referring to FIG. 5A, a linked list 77 is used to represent the composite signals c₁, while referring to FIG. 5B, a linked list 78 is used to represent the composite signal c₂, wherein “Ptr” represents a pointer to the next linked list node in the linked lists 77 and 78.

[0051] Referring now to FIG. 6, a block diagram model 80 represented by the tree data structure in Example 1 includes three blocks labeled 82, 84 and 86, respectively. Block 82 generates a signal s₁, while block 84 generates signal s₂ and block 86 generates signal s₃. Signals s₃ and s₂ enter a multiplexer 88. Output from the multiplexer 88 is composite signal c₁, which includes signal s₃ and s₂.

[0052] Signal s₁, two s₂ signals, and composite signal c₁ enter a multiplexer 90. Output from multiplexer 90 is composite signal c₂, which includes single signals s₁, s₂, s₂ and composite signal c₁.

[0053] It should be noted that the composite signals are represented as triple arrowhead lines for ease of viewing and to differentiate them from single signals that are represented as single arrowhead lines.

[0054] Each multiplexer generates a composite signal. For example, if the composite signal is stored as a linked list, the multiplexer generates a linked list containing nodes, each of the nodes representing the constituent signals of the composite signal. A multiplexer has multiple input ports for receiving multiple input signals and one output port for sending out one composite signal. Each input signal can be an independent signal or a composite signal. The output signal is a composite signal. Cascading multiplexers can define signal hierarchy in the composite signal.

[0055] In a block diagram model, each block has different behaviors. Each block can accept and output signals with different attributes. If a block accepts individual signals in a composite signal, the block accepts the corresponding composite signal, and it outputs a composite signal as well. This is because all properties of signals in a composite signal are preserved. This improves generated instructions 24 and results in faster model execution (simulation).

EXAMPLE 2

[0056] This second example builds on the block diagram model of Example 1 by including a gain block. A gain block is an example of a stateless block. The gain block outputs its input signal multiplied by a constant called a gain. The output of a gain block is determined entirely by the current value of the input and the gain, which does not vary. A gain block therefore has no states.

[0057] If a gain block with a gain parameter K is driven by the composite signal c₁ in Example 1, the output composite signal is K*c₁=[K*s₃, K*s₂]. Remember that composite signal c₁ includes single signals s₃ and s₂. The gain block accepts a composite signal and outputs a composite signal, the same way a gain block accepts a single signal and outputs a single signal. For example, if a gain block with the gain parameter K is driven by the single input signal so, the output single signal is K*s₁.

[0058] Mathematically, the computational complexity of processing a composite signal and a set of independent single signals in the processor 16 is the same. Practically, processing a composite signal in the processor 16 is faster than processing each single signal individually. This is because, in the case of a composite signal, function-call overhead in the processor 16 for processing each single signal individually is eliminated. In Example 2 above, if a composite signal includes four signals, instead of having four gain blocks, one to amplify each of the four input signals, one gain block is used to amplify a composite signal that includes four constituent signals.

[0059] When a block operates on a composite signal, the attributes of the resulting composite signal may not be the same as the original composite signal attributes. For example, if K is a [3×2] matrix, and s₁ is a [2×4] matrix contained within a composite signal, the first signal of the output composite signal is a [3×4] matrix. Therefore, the dimensionality attribute of the first signal in the input and output composite signals is different.

[0060] Referring to FIG. 7, an exemplary block diagram model 100 includes three blocks 102, 104 and 106. Block 102 generates a single signal s₁, while block 104 generates single signal s₂ and block 106 generates single signal s₃. Signals s₃ and s₂ enter a multiplexer 108. Output from the multiplexer 108 is a composite signal c₁ that includes signals s₃ and s₂.

[0061] Single signal s₁ and composite signal c₁ enter multiplexer 110. Output from multiplexer 110 is a composite signal c₂ that includes single signal s₁ and composite signal c₁. Composite signal c₂ enters demultiplexer 112. Output from demultiplexer 112 is single signal s₁ and composite signal c₁.

[0062] In general, a demultiplexer has one input port and one or more output ports. The input port receives a composite signal and each output port outputs a selected signal from the composite input signal. For example, if the composite signal is stored as a linked list, the demultiplexer traverses the linked list, outputting each of the linked list elements, i.e., signals. Thus, one or more demultiplexers complement one or more multiplexers, i.e., each multiplexer builds a composite signal and each demultiplexer decomposes a composite signal into one or more of its component parts (single signals and/or composite signals).

[0063] The block diagram model 100 also includes a composite signal viewer block 114. The composite signal viewer block 114 provides graphic visualization of a composite signal to the user 30 on the graphical user interface 28 of the input/output device 26.

[0064] A composite signal viewer block may be coupled to any composite signal. A composite signal viewer block has one input port and no output port. The one input port receives an input signal that is a composite signal. The composite signal viewer block provides graphical visualization of the hierarchical organization of the composite signal input.

[0065] Referring to FIG. 8, an action of the user 30 “clicking on” the composite signal viewer block generates a composite signal viewer graphical user interface (CS-GUI) 150 that displays the constituent signals in the composite signal by traversing the tree structure representing the composite signal, such as a linked list. Using composite signal c₂ of FIG. 6 as an example, the CS-GUI 150 includes a section 154 indicating the constituent signals in the composite signal. In the example, c₂ includes four signals, i.e., s₁, s₂, s₂ and c₁.

[0066] Referring to FIG. 9, an action of the user 30 “clicking on” the composite signal c₁ in the section 154 of FIG. 8 results in an output in section 154 displaying the two signals s₃ and s₂ included in composite signal c₁. Thus, the composite signal viewer 150 provides the user 30 the ability to view and browse any composite signal.

[0067] Process 50 is not limited to use with the hardware/software configuration of FIG. 1; it may find applicability in any computing or processing environment. Process 50 may be implemented in hardware (e.g., an ASIC {Application-Specific Integrated Circuit} and/or an FPGA {Field Programmable Gate Array}), software, or a combination of hardware and software.

[0068] Processes 50 may be implemented using one or more computer programs executing on programmable computers that each includes a processor, a storage medium readable by the processor (including volatile and non-volatile memory and/or storage elements), at least one input device, and one or more output devices.

[0069] Each such program may be implemented in a high level procedural or object-oriented programming language to communicate with a computer system. Also, the programs can be implemented in assembly or machine language. The language may be a compiled or an interpreted language.

[0070] Each computer program may be stored on a storage medium or device (e.g., CD-ROM, hard disk, or magnetic diskette) that is readable by a general or special purpose programmable computer for configuring and operating the computer when the storage medium or device is read by the computer to perform process 50.

[0071] Process 50 may also be implemented as a computer-readable storage medium, configured with a computer program, where, upon execution, instructions in the computer program cause the computer to operate in accordance with process 50.

[0072] Further aspects, features and advantages will become apparent from the following. 

What is claimed is:
 1. A modeling process comprising: providing a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values; generating a plurality of output signal values from the plurality of blocks; grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal; and outputting the first composite signal.
 2. The process of claim 1 wherein each of the blocks includes at least one input signal port and at least one output signal port.
 3. The process of claim 1 wherein the input signal values and the output signal values have at least one attribute.
 4. The process of claim 3 wherein the attribute is a name.
 5. The process of claim 3 wherein the attribute is a data type.
 6. The process of claim 3 wherein the attribute is a numeric type.
 7. The process of claim 3 wherein the attribute is a dimensionality.
 8. The process of claim 1 wherein the ordered set is a linked list data structure.
 9. The process of claim 8 wherein the linked list data structure is a tree data structure, the tree data structure including m+n nodes.
 10. The process of claim 9 wherein m represents a number of independent signals and n represents a number of composite signals.
 11. The process of claim 1 further comprising decomposing the first composite signal into the plurality of output signals in a demultiplexer.
 12. The process of claim 1 further comprising viewing the ordered set contained in the first composite signal with a composite signal viewer.
 13. The process of claim 1 wherein at least one of the input signal values is a second composite signal.
 14. A block diagram modeling process comprising: providing a first block and a second block, the blocks representing functional entities that operate on a plurality of input signal values; generating a plurality of output signal values from the first and second block; grouping the plurality of output signal values as an ordered set in a multiplexer as a first composite signal; and processing the composite signal in a third block.
 15. The process of claim 14 wherein the ordered set is a linked list data structure.
 16. The process of claim 14 wherein at least one of the input signals is a second composite signal.
 17. The process of claim 14 further comprising decomposing the composite signal into the plurality of input signal values.
 18. The process of claim 14 further comprising viewing the composite signal in a composite signal viewer.
 19. The process of claim 18 wherein the composite signal viewer displays the ordered set contained in the composite signal on a graphical user interface (GUI).
 20. The process of claim 19 wherein the GUI is provided on an input/output device.
 21. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to: provide a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values; generate a plurality of output signal values from the plurality of blocks; group the plurality of output signal values as an ordered set in a multiplexer as a first composite signal; and output the first composite signal.
 22. The computer program product of claim 21 wherein the computer readable medium is a random access memory (RAM).
 23. The computer program product of claim 21 wherein the computer readable medium is read only memory (ROM).
 24. The computer program product of claim 21 wherein the computer readable medium is hard disk drive.
 25. A processor and a memory configured to: provide a plurality of blocks, each of the blocks representing functional entities that operate on a plurality of input signal values; generate a plurality of output signal values from the plurality of blocks; group the plurality of output signal values as an ordered set in a multiplexer as a first composite signal; and output the first composite signal.
 26. The processor and memory of claim 25 wherein the processor and the memory are incorporated into a personal computer.
 27. The processor and memory of claim 25 wherein the processor and the memory are incorporated into a network server residing in the Internet.
 28. The processor and memory of claim 25 wherein the processor and the memory are incorporated into a single board computer.
 29. A modeling process comprising: providing a plurality of blocks, each of the blocks representing a functional entity that operates on one or more input signal values and generates one or more output signals; grouping the output signals use an ordered set in a multiplexer as a composite signal; and outputting the composite signal.
 30. The process of claim 29 wherein the ordered set is a tree data structure.
 31. The process of claim 30 wherein the tree data structure is a linked list.
 32. The process of claim 29 further comprising: providing a composite signal viewer; and viewing the ordered set in a graphical user interface executing in the composite signal viewer.
 33. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to: provide a plurality of blocks, each of the blocks representing a functional entity that operates on one or more input signal values and generates one or more output signal values; group the output signals as an ordered set in a multiplexer as a composite signal; and output the composite signal.
 34. A processor and memory configured to provide a plurality of blocks, each of the blocks representing a functional entity that operates on one or more input signal values and generates one or more output signal values; group the output signals as an ordered set in a multiplexer as a composite signal; and output the composite signal. 